Instruction set architecture - PDFSEARCH.IO - Document Search Engine

Instruction set architecture
Results: 1722

#	Item
711	OpenSSL FIPS Object Module Version[removed]By the OpenSSL Software Foundation Add to Reading List Source URL: www.openssl.org Language: English - Date: 2014-11-25 17:47:14 Instruction set architectures X86 architecture Cryptographic software AES instruction set Advanced Encryption Standard OpenSSL X86-64 X86 Xeon Computer architecture Software Computing
712	PIC16F62X Data Sheet FLASH-Based 8-Bit CMOS Microcontroller  2003 Microchip Technology Inc. Add to Reading List Source URL: ww1.microchip.com Language: English - Date: 2006-05-09 12:46:39 Computer architecture Computer memory Digital electronics Instruction set architectures PIC microcontroller EEPROM Microchip Technology Non-volatile memory Harvard architecture Computer hardware Microcontrollers Electronic engineering
713	The Slow Winter James Mickens James Mickens is a researcher in the Distributed Systems group at Microsoft’s Redmond Add to Reading List Source URL: www.usenix.org Language: English - Date: 2015-04-13 04:30:41 Computer engineering Parallel computing Central processing unit ARM architecture Scalability Computing Computer architecture Instruction set architectures
714	XinuPi: Porting a Lightweight Educational Operating System to the Raspberry Pi Eric Biggers Farzeen Harunani Add to Reading List Source URL: www.mscs.mu.edu Language: English - Date: 2015-03-10 17:42:34 Interrupts USB Instruction set architectures Raspberry Pi Xinu Embedded system Universal Serial Bus COM Interrupt handler Computer hardware Computer architecture Computing
715	HARP-1 : A 120 MHz Superscalar PA-RISC Processor Kenji Matsubara, Takashi Hotta, Kenichi Ishibashi, Teruhisa Shimizu Hitachi, Ltd. Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 22:45:47 Computing Computer architecture CPU cache Cache Reduced instruction set computing PA-8000 R8000 Computer hardware Central processing unit Computer memory
716	VIRUS BULLETIN www.virusbtn.com MALWARE ANALYSIS 1 NOTEVEN CLOSE Peter Ferrie Microsoft, USA Add to Reading List Source URL: pferrie.host22.com Language: English - Date: 2012-08-01 22:35:23 Programming language implementation Central processing unit Instruction set Interpreter Opcode Computer virus Stack Pointer Stack machine Computing Software engineering Computer architecture
717	Probabilistic Counter Updates for Predictor Hysteresis and Stratification Nicholas Riley Craig Zilles Department of Computer Science Add to Reading List Source URL: sabi.net Language: English - Date: 2005-11-03 16:47:01 Central processing unit Instruction set architectures Branch predictor Counter Linear feedback shift register CPU cache Hardware performance counter DEC Alpha ARM architecture Computer architecture Computer hardware Computing
718	CS 252 COMPUTER ARCHITECTURE MAY[removed]Variable Word Width Computation for Low Power Sayf Alalusi and Bret Victor Abstract— Add to Reading List Source URL: worrydream.com Language: English - Date: 2001-01-06 03:41:12 Electronic engineering Digital electronics Microprocessors Register file CPU cache Instruction set Datapath Classic RISC pipeline TMS320C4x Computer architecture Computer hardware Central processing unit
719	Considerations in computer design - leading up to the Control Data 6600, 1963. Add to Reading List Source URL: archive.computerhistory.org Language: English - Date: 2006-01-06 16:32:37 Central processing unit Parallel computing Digital electronics Computer Instruction set Microcode Stack machine Computer architecture Electronic engineering Computer hardware
720	IBM Linux Technology Center A new ABI for little-endian PowerPC64 Design & Implementation Dr. Ulrich Weigand Add to Reading List Source URL: llvm.org Language: English - Date: 2014-04-09 10:33:41 Power Architecture Instruction set architectures PowerPC IBM AIX IBM Linux Debian Operating system Linux on Power Computer architecture Computing Cross-platform software

UPDATE